
SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

- Package Options Include Plastic Small-Outline (D, NS, PS), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs
- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) Package


SN5400 ... J PACKAGE
SN54LS00, SN54S00 ... J OR W PACKAGE
SN7400, SN74S00 ... D, N, OR NS PACKAGE
SN74LS00 ... D, DB, N, OR NS PACKAGE
(TOP VIEW)

			_	1		
1A	1	O	14	þ	V _{CC}	;
1B	2		13		4B	
1Y	3		12		4A	
2A	4		11		4Y	
2B 2Y	5		10		3B	
2Y	6		9		ЗА	
GND	7		8		3Y	
				ı		


SN74LS00, SN74S00 . . . PS PACKAGE (TOP VIEW)



SN5400 . . . W PACKAGE (TOP VIEW)



SN54LS00, SN54S00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

description/ordering information (continued)

ORDERING INFORMATION


TA	PACK	(AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN7400N	SN7400N
	PDIP – N	Tube	SN74LS00N	SN74LS00N
			SN74S00N	SN74S00N
		Tube	SN7400D	7400
		Tape and reel	SN7400DR	7400
	colc D	Tube	SN74LS00D	1.000
	SOIC - D	Tape and reel	SN74LS00DR	LS00
0°C to 70°C		Tube	SN74S00D	000
		Tape and reel	SN74S00DR	S00
	SOP - NS		SN7400NSR	SN7400
		Tape and reel	SN74LS00NSR	74LS00
			SN74S00NSR	74\$00
	SOP – PS	Ton a and so al	SN74LS00PSR	LS00
	SOP - PS	Tape and reel	SN74S00PSR	S00
	SSOP – DB	Tape and reel	SN74LS00DBR	LS00
			SNJ5400J	SNJ5400J
	CDIP – J	Tube	SNJ54LS00J	SNJ54LS00J
			SNJ54S00J	SNJ54S00J
5500 to 40500			SNJ5400W	SNJ5400W
–55°C to 125°C	CFP – W	Tube	SNJ54LS00W	SNJ54LS00W
			SNJ54S00W	SNJ54S00W
	LCCC – FK	Tube	SNJ54LS00FK	SNJ54LS00FK
	LUCC - FK	iube	SNJ54S00FK	SNJ54S00FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	Н
Χ	L	Н


logic diagram, each gate (positive logic)







SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

schematic







Resistor values shown are nominal.

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		
•		
Package thermal impedance, θ_{JA} (see Note 2):		
	DB package	96°C/W
	N package	80°C/W
	NS package	76°C/W
	PS package	95°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN5400			SN7400		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-0.4			-0.4	mA
loL	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			4		SN5400					
PARAMETER		TEST CONDITIO	NS+	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -12 mA				-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	$V_{IL} = 0.8 V$,	$I_{OH} = -0.4 \text{ mA}$	2.4	3.4		2.4	3.4		V
V _{OL}	$V_{CC} = MIN,$	V _{IH} = 2 V,	$I_{OL} = 16 \text{ mA}$		0.2	0.4		0.2	0.4	V
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1			1	mA
lіН	$V_{CC} = MAX$,	V _I = 2.4 V				40			40	μΑ
Ι _{ΙL}	$V_{CC} = MAX$,	V _I = 0.4 V				-1.6			-1.6	mA
los¶	V _{CC} = MAX			-20		-55	-18		-55	mA
^I ССН	$V_{CC} = MAX$,	$V_I = 0 V$			4	8		4	8	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			12	22		12	22	mA

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package termal impedance is calculated in accordance with JESD 51-7.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[¶] Not more than one output should be shorted at a time.

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS 1 3147400					UNIT
	(INFOT)	(001701)				TYP	MAX]
^t PLH	A or B		R _L = 400 Ω,	C _I = 15 pF		11	22	ns
tPHL	7016	'	11\[= 400 \(\)22,	OL = 13 pr		7	15	115

recommended operating conditions (see Note 4)

		S	N54LS00)	S	SN74LS00		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
loh	High-level output current			-0.4			-0.4	mA
loL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				S	N54LS0	0	S	LINIT		
PARAMETER		TEST CONDITIO	NST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$				-1.5			-1.5	V
VOH	$V_{CC} = MIN,$	$V_{IL} = MAX$,	$I_{OH} = -0.4 \text{ mA}$	2.5	3.4		2.7	3.4		V
V	\/ NAINI	V 0.V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VoL	$V_{CC} = MIN,$	V _{IH} = 2 V	$I_{OL} = 8mA$					0.35	0.5	V
lį	$V_{CC} = MAX$,	$V_I = 7 V$				0.1			0.1	mA
I _{IH}	$V_{CC} = MAX$,	$V_1 = 2.7V$				20			20	μΑ
I _{IL}	$V_{CC} = MAX$,	$V_{I} = 0.4 \ V$				-0.4			-0.4	mA
los§	$V_{CC} = MAX$			-20		-100	-20		-100	mA
ICCH	$V_{CC} = MAX$,	V _I = 0 V			0.8	1.6		0.8	1.6	mA
ICCL	$V_{CC} = MAX$,	$V_{ } = 4.5 V$	·		2.4	4.4		2.4	4.4	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS SIVE 4E300				UNIT	
	(INPOT)	(0011-01)				TYP	MAX	
^t PLH	A or B	V	$R_L = 2 k\Omega$,	C _I = 15 pF		9	15	ns
t _{PHL}	7010	1	- 2 KS2,	OL = 13 bi		10	15	113



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

recommended operating conditions (see Note 5)

		5	N54S00		5	N74S00		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			8.0			8.0	V
ЮН	High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 5: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN54S00			5			
PARAMETER	TEST CONDITIONS [†]			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = MIN,	$I_{ } = -18 \text{ mA}$				-1.2			-1.2	V
Voн	V _{CC} = MIN,	$V_{IL} = 0.8 V$,	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN,	V _{IH} = 2 V,	$I_{OL} = 20 \text{ mA}$			0.5			0.5	V
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1			1	mA
lіН	$V_{CC} = MAX$,	$V_{I} = 2.7 \ V$				50			50	μΑ
I _{IL}	$V_{CC} = MAX$,	$V_{I} = 0.5V$				-2			-2	mA
los§	V _{CC} = MAX			-40		-100	-40		-100	mA
Іссн	$V_{CC} = MAX$,	V _I = 0 V			10	16		10	16	mA
ICCL	$V_{CC} = MAX$,	V _I = 4.5 V			20	36		20	36	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	SN54S00 SN74S00			UNIT	
	(INPOT)	(001F01)		MIN	TYP	MAX		
^t PLH	A or B	V	$R_1 = 280 \Omega$	C _I = 15 pF		3	4.5	ns
^t PHL	AOIB	'	11 = 200 32,	OL = 13 bi		3	5	113
^t PLH	A or B	V	R _L = 280 Ω,	C _I = 50 pF		4.5		ns
tPHL			11 - 200 52,	OL = 30 pr		5		115

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SDLS025B - DECEMBER 1983 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION **SERIES 54/74 DEVICES** Vcc O R_L Test Test **Point** S1 VCC **Point** From Output C**VCC Under Test** (see Note B) R_L (see Note A) **From Output** R_{L} 1 $k\Omega$ **Under Test** (see Note B) From Output Test **Under Test Point** C_L (see Note A) C_L (see Note A) S2 **LOAD CIRCUIT** LOAD CIRCUIT **LOAD CIRCUIT FOR 3-STATE OUTPUTS** FOR 2-STATE TOTEM-POLE OUTPUTS FOR OPEN-COLLECTOR OUTPUTS 3 V **High-Level Timing** 1.5 V 1.5 V Pulse Input th Low-Level Data 1.5 V Pulse Input 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PULSE DURATIONS SETUP AND HOLD TIMES** Output 3 V Control 1.5 V 1.5 V (low-level enabling) Input 0 V **tPZL tPLZ tPLH** ^tPHL Waveform 1 In-Phase ۷он (see Notes C Output and D) VOL (see Note D) VOL tPZH → – tPHZ tPHL: **tPLH** Waveform 2 V_{OH} – 0.5 V Out-of-Phase VOH (see Notes C Output 1.5 V ≈1.5 V

NOTES: A. CL includes probe and jig capacitance.

(see Note D)

B. All diodes are 1N3064 or equivalent.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.

and D)

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.

- VoL

Figure 1. Load Circuits and Voltage Waveforms







vv.ti.com 9-Oct-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp (3)
JM38510/00104BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/00104BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/07001BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/07001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30001B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30001BCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/30001BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30001SCA	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/30001SDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN5400J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS00J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN54S00J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SN7400D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7400N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7400NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN7400NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN7400NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DBLE	OBSOLETE	SSOP	DB	14		TBD	Call TI	Call TI
SN74LS00DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DBRG4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DG4	ACTIVE	SOIC	D	14	50	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM





9-Oct-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
						no Sb/Br)		
SN74LS00DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74LS00N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS00NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS00NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00PSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS00PSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S00N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S00NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S00NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00NSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00PSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S00PSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

9-Oct-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SNJ5400J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ5400W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5400WA	OBSOLETE	CFP	WA	14		TBD	A42	N / A for Pkg Type
SNJ54LS00FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS00J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS00W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S00FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S00J	ACTIVE	CDIP	J	14	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54S00W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE MATERIALS INFORMATION

4-Oct-2007


TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN7400DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LS00DBR	DB	14	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1
SN74LS00DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74LS00NSR	NS	14	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1
SN74LS00PSR	PS	8	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1
SN74S00DR	D	14	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74S00NSR	NS	14	SITE 41	330	16	8.2	10.5	2.5	12	16	Q1
SN74S00PSR	PS	8	SITE 41	330	16	8.2	6.6	2.5	12	16	Q1






4-Oct-2007




Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN7400DR	D	14	SITE 41	346.0	346.0	33.0
SN74LS00DBR	DB	14	SITE 41	346.0	346.0	33.0
SN74LS00DR	D	14	SITE 41	346.0	346.0	33.0
SN74LS00NSR	NS	14	SITE 41	346.0	346.0	33.0
SN74LS00PSR	PS	8	SITE 41	346.0	346.0	33.0
SN74S00DR	D	14	SITE 41	346.0	346.0	33.0
SN74S00NSR	NS	14	SITE 41	346.0	346.0	33.0
SN74S00PSR	PS	8	SITE 41	346.0	346.0	33.0



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS-012 variation AB.



PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless